In one meeting somebody mentioned CXL, and I had to look it up.
Interesting:
Eventually CXL it is expected to be an all-encompassing cache-coherent interface for connecting any number of CPUs, memory, process accelerators (notably FPGAs and GPUs), and other peripherals.